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ABSTRACT 
We discuss the residual carrier density (n*) near the Dirac point (DP) in graphene estimated by quantum 
capacitance (CQ) and conductivity () measurements. The CQ at the DP has a finite value and is independent of the 
temperature. A similar behavior is also observed for the conductivity at the DP, because their origin is residual carriers 
induced externally by charged impurities. The n* extracted from CQ, however, is often smaller than that from , 
suggesting that the mobility in the puddle region is lower than that in the linear region. The CQ measurement should 
be employed for estimating n* quantitatively. 
 
The extraction of the quantum capacitance (CQ) through 
capacitance measurements of graphene provides direct 
information on the density of states (DOS) of graphene because it 
is regarded as the energy cost of inducing carriers in graphene and 
is directly related as CQ=e2DOS. In the field-effect transistor 
(FET) structure, CQ is introduced in series with the geometrical 
capacitance (Cox) in the equivalent circuit (1/C = 1/Cox + 1/CQ).1 
The experimentally determined CQ value near the Dirac point 
(DP) is, however, larger than that expected from the ideal DOS of 
graphene.2-6 This indicates that mobile carriers should exist near 
the DP in graphene FETs. The origin of these residual mobile 
carriers at the DP is still under the debate. The 
temperature-independent resistivity at the DP of graphene FETs 
fabricated on SiO2 substrates suggests that the carriers are induced 
externally from charged impurities on/in the SiO2 substrates.7-10 In 
fact, the temperature-dependent resistivity due to the intrinsic 
thermal excitation of carriers is observed for suspended 
graphene11 and graphene on h-BN substrates12 as the charged 
impurity densities (nimp) are reduced. These charged impurities not 
only induce mobile carriers around the DP but also degrade the 
carrier mobility () in the on-state of graphene FETs; thus, the 
quantitative estimation of the residual (mobile) carrier density (n*) 
is quite important. The region around the DP may be understood 
intuitively by the electron-hole puddle state, which was 
demonstrated by scanning the single-electron transistor probe.13 
Furthermore, the relationship between nimp and n* has been 
predicted theoretically.9 However, the quantitative comparison 
between them is limited. In addition, although the dominant 
scattering mechanism affecting  in back-gated graphene FETs is 
considered to be the Coulomb scattering by charged impurities,8,9 
the scattering mechanism in top-gated graphene FETs is not yet 
clear. 
In this study, dual-gated (top- and back-gated) graphene 
FETs were fabricated to estimate n* through CQ measurements. 
Then, the dominant scattering source in graphene FETs with the 
high-k top-gate insulator is also discussed from the temperature 
dependence of the FET mobility. 
 
Monolayer graphene was transferred by the mechanical 
exfoliation of Kish graphite onto ~90 nm SiO2/n+-Si substrates 
(0.01 cm). The SiO2/Si substrates were annealed at 1000 °C for 
5 min in an 100% O2 gas flow prior to the graphene transfer 
process because no hysteresis in drain current (ISD) - back-gate 
voltage (VBG) curves has been achieved due to the hydrophobic 
nature of the siloxane surface of SiO2 substrates.14 The source and 
drain electrodes (Ni(~10 nm)/Au(~50 nm)) were deposited by the 
thermal evaporation after the resist patterning by conventional 
electron-beam lithography. The devices were annealed in an H2/Ar 
gas mixture for 1 hr at 300 °C to remove the residual resist. Then, 
Y2O3 was deposited over the entire surface area of the wafer by 
the thermal evaporation of ~2.5 mg of Y metal at PO2 = 10-1 Pa 
and at room temperature. Detailed fabrication method is available 
in supplemental information. Afterward, the wafer underwent the 
annealing at 200°C for 10 min in an 100% O2 gas flow.15 The D 
band was not detected in the Raman measurement through the 
Y2O3 layer, which suggests that no noticeable defects were formed 
during the deposition. The top-gate electrode (Ni/Au) was also 
patterned by electron-beam lithography. Finally, the device was 
annealed at 300 °C for 30 s in a 0.1% O2 gas flow before electrical 
measurements were conducted in a vacuum probe station. An 
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FIG 1 (color online) (a) An optical micrograph of a dual-gated graphene 
FET device with an Y2O3 top-gate insulator. (b) The leakage current as a 
function of VTG when ISD is 5~10 A for VBG = 0V at 297 K. (c) ISD as a 
function of VTG for different VBG at 297 K. (d) CTotal as a function of VTG 
for different VBG at a frequency of 1 MHz at 297 K. (e) The equivalent 
circuit of the dual-gated device.  
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optical microscopy image of the typical dual-gated FET is shown 
in Fig. 1(a). To avoid macroscopically inhomogeneous channel 
potentials due to the charge transfer from the source and drain 
contacts,16 the distance between the top gate and the source (drain) 
electrodes was designed to be longer than ~2 m.  
 
Here, we should mention about the reason why Y2O3 was 
chosen for the top-gate insulator. The oxidation ability of Y is the 
highest among high-k materials and also higher than that of C 
based on the standard Gibbs free energy changes for oxidation. 
Therefore, it is expected that Y2O3 could be obtained at the 
relatively low oxidation temperature and is thermodynamically 
stable on graphene. The electrical characteristics of the thin Y2O3 
films are critical in this study. The leakage current between the 
source and top-gate electrodes was smaller than a few pA and 
three orders lower than ISD, as shown in Fig. 1(b). This low 
leakage current was achieved by optimizing PO2 during the 
metallic Y deposition. Figure 1(c) shows ISD as a function of 
top-gate voltage (VTG) for different VBG. The top gate controls the 
graphene channel just below the top-gate electrode, while the back 
gate (the n+-Si substrate) changes the carrier density (n) over the 
entire area of the graphene channel. Therefore, when the Fermi 
level (EF) was initially placed deeply in the valence band by VBG = 
- 20 V and then VTG was swept within ±1 V, ISD was larger than 
the currents observed for other VBG because the resistance of the 
access region between the top-gate and source (drain) electrodes 
was kept low (p-type). On the other hand, the total capacitance 
(CTotal) between the source and top-gate electrodes for the same 
device was measured as a function of VTG for different VBG, as 
shown in Fig. 1(d). The equivalent circuit of the dual-gated FET is 
shown in Fig. 1(e), where Vch, CparaT and CparaB are the channel 
voltage, the parasitic capacitances for the top gate and back gate, 
respectively. The large dependence of Ctotal on VTG (that is, EF) 
directly indicates a large contribution of CQ to Ctotal, because Cox is 
independent of EF. 
Contrary to the I-V characteristics, the C-V characteristic is 
shifted in parallel with changes in VBG because the capacitance in 
graphene was modulated just below the top-gate electrode. The 
slight variation in the minimum Ctotal could be due to the depletion 
layer formation in the Si substrate (~5×1018 cm-3). To confirm this, 
all C-V curves in Fig. 1(d) were superimposed, except for the VBG 
= 30 V cases, as shown in Fig. 2(a). It is clear that all of the 
curves are consistent, suggesting that the parasitic capacitance has 
no VTG dependence and that the linear dispersion is retained under 
the external electric field, unlike in the bilayer case.17 
The hysteresis in C-V curves is also a measure of the 
qualities of both the oxide layer and the graphene/oxide interface. 
The hysteresis is defined as Vhys = VDPforward – VDPreverse for the 
VTG sweep, where VDP is the Dirac point voltage. The inset in Fig. 
2(a) shows Vhys as a function of temperature for a VTG sweep 
range of ±2 V. The room temperature data is only shown for VTG 
±1 V. The Vhys is negligible for VTG = ±1 V and - 0.1 V for VTG = 
±2 V at room temperature. The fact that Vhys was suppressed by 
lowering the measurement temperature may suggest the 
orientation polarization of water molecules.14,18,19 Therefore, the 
present Y2O3 serves quite well as the top-gate insulator. 
Systematic shifts in the DP as a function of VBG are evident 
in the I-V and C-V measurements, as shown in Figs. 1(c) and (d). 
The DP voltages obtained for the VTG sweeps in both 
measurements are plotted as a function of VBG in Fig. 2(b). The DP 
is controlled by the relative ratio of capacitive couplings between 
top and back gates with graphene. Therefore, the slope in Fig. 2(b) 
corresponds to CSiO2/CY2O3.20 Both lines have the same slope, 
indicating that both top and back gates capacitively control the 
dual-gated FET very consistently in I-V and C-V measurements. 
Because CSiO2 is estimated to be 0.039 F/cm2 for 88-nm-thick 
SiO2, CY2O3 can be calculated to be 0.76 F/cm2. This method is 
very useful because CY2O3 can be determined without the 
information on the dielectric constant and thickness of Y2O3 on 
graphene. The precise and independent determination of these two 
quantities for the very limited area of graphene includes large 
amount of ambiguity. 
Next, let us estimate CQ. Figure 3(a) shows the measured 
capacitance between the source and top gate electrodes, Ctotal, as a 
function of VTG - VDP at VBG = 0 V. The equivalent circuit in Fig. 
1(e) can be reduced to that in the inset of Fig. 3(a) due to VBG = 
0V. Because CY2O3 is 0.76 F/cm2 as mentioned above, CparaT is an 
only fitting parameter to extract CQ. Therefore, the Ctotal value at 
VTG = ±2 V was adjusted by the fitting of CparaT. The dotted lines 
in Fig. 3(a) are the fitted curves, assuming CparaT = 0.19 F/cm2. 
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FIG 2 (color online) (a) CTotal as a function of VTG - VDP, where the C-V 
curves for VBG =  20 V in Fig. 1(d) are superimposed relative to the DP of 
C-V curve at VBG = 0 V for both the transverse and vertical axes. The inset 
is the temperature dependence of Vhys for the sweeping range of VTG ±2 
V. The room temperature data is only shown for VTG ±1 V. Both data is 
obtained for VBG=0V. (b) The DP voltage for the VTG sweep as a function of 
VBG. The solid circles and solid boxes indicate the DPs obtained by I-V and 
C-V measurements in Figs. 1(c) and (d), respectively. The linear functions 
obtained by the fitting are shown in the figure. 
0
1
2
3
4
5
6
7
8
0
1
2
3
4
5
-0.3 -0.2 -0.1 0 0.1 0.2 0.3
Q
ua
nt
um
 c
ap
ac
ita
nc
e 
/ 
Fc
m
-2
D
O
S 
/ 1
01
3  e
V-
1 c
m
-2
Fermi energy / eV
K. Naga
0.7
0.75
0.8
0.85
0.9
-2 -1.5 -1 -0.5 0 0.5 1 1.5 2
To
ta
l c
ap
ac
ita
nc
e 
/ 
Fc
m
-2
VTG - VDP / V
(a) (b)
VTG - VDP / 
C
CQ
VTG
Vch
CparaTExp.
Fitting
Exp.
Theoretical
n*=
3.6×1011 cm‐2
0
1
2
3
0 50 100 150 200 250 300M
in
. C
Q
 / 
F
cm
-2
Temperature / K
Y2O3
 
FIG 3 (color online) (a) CTotal as a function of VTG - VDP. The solid 
circles are experimental data; the dotted lines are curves fitted by 
Cpara = 0.19 F/cm2. The inset shows the equivalent circuit for VBG 
= 0, where Cpara is in parallel with Cox and CQ. (b) CQ extracted 
based on the fitting in (a). The theoretically predicted CQ is shown 
by red dotted lines. The right vertical axis indicates the DOS. The 
inset shows the minimum CQ as a function of temperature for a 
different sample. 
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The dominant source for CparaT could be the capacitance between 
the topgate and source electrodes. The experimental results are 
reproduced well, except near the DP. Based on this fitting, CQ is 
experimentally estimated as a function of EF, as shown in Fig. 
3(b). EF is indeed the charging energy and is expressed as EF=eVch. 
When the serial capacitance is described as 1/C’ = 1/CY2O3 + 1/CQ 
and VTG’ is defined as VTG’ = VTG - VDP, Vch can be expressed as 
Vch = VTG’ - ׬ ܥ’/ܥ௒ଶைଷ்ܸ݀ ீVTGᇱ଴ Ԣ .5 Thus, the experimentally 
estimated CQ can be compared to the theoretical CQ 
(=2e2EF/(vFħ)2), where vF is the Fermi velocity (1×108 cm/s) and ħ is the Planck’s constant. The experimentally estimated CQ is in 
good agreement with the theoretical CQ for |EF| > ~0.15 eV. 
On the other hand, a large deviation from theory is evident 
near the DP, suggesting that more carriers exist than theoretically 
predicted. To elucidate whether these carriers are induced by the 
charged impurities or by the thermal excitation, the temperature 
dependence of the minimum CQ was measured. As shown in the 
inset of Fig. 3(b), almost no temperature dependence of the 
minimum CQ is observed. Thus, the residual carrier density n* near 
the DP is induced by charged impurities3,4 and is calculated to be 
3.6×1011 cm-2 using F FE v n  , as indicated by the arrow in 
Fig. 3(b). It should be noted that the minimum CQ value in the 
inset is different from that in main figure, since these data were 
obtained from a different sample. 
The residual carrier density n* near the DP is usually 
discussed from the  - n relationship because n* is referred as the 
carrier density in the so-called puddle transport.9 No comparison 
between n*I-V and n*C-V, however, has been performed in the same 
graphene FET. In fact, it should be considered that the 
conductance is determined by not only the residual carriers but 
also the carrier mobility. Therefore, the four-probe dual-gated 
graphene FET was fabricated to remove the contribution of the 
contact resistance, as shown in Fig. 4(a). The n*I-V was determined 
to be 1.25×1012 cm-2 from the intersect (solid circle) of the two 
dotted lines in Fig. 4(b), while n*C-V for the same FET was 
determined to be 3.8×1011 cm-2 from the CQ - EF relation, which 
was obtained in the same manner for Fig. 3(b). The value of n*C-V 
is also indicated in Fig. 4(b) as an open circle. The n*I-V is larger 
than n*C-V. It should be noted that n*C-V for seven different samples 
measured in this work lie in the range of 1.9-5.4×1011 cm-2 and are 
always smaller than n*I-V. In the analysis of the I-V measurements, 
the simple two-band model21, in which the same and constant 
mobility values for electron and hole are assumed for all carrier 
densities, was employed for explaining the conductivity () - n 
relation. On the other hand, n*C-V is directly determined from the 
C-V measurement, where the contribution of the scattering 
problem is excluded. Thus, the fact that n*I-V is larger than n*C-V 
suggests that the electron and hole mobilities in the puddle-edge 
region are lower than those in the linear  - n region, as shown 
schematically in the inset of Fig. 4(b). Here, n*no_TG in Fig. 4(b) 
indicates the residual carrier density for back-gated FET device 
determined by the I-V measurement, which is smaller than n*C-V. It 
is evident that the deposition process of the Y2O3 top-gate 
insulator on graphene affects n*I-V. Therefore, the CQ measurement 
is necessary for estimating n* quantitatively and independently of 
the sample quality. 
Finally, let us discuss the carrier scattering in the case of 
high-k gate stack graphene FETs. There is a debate regarding 
whether high-k dielectric materials on graphene improve the 
mobility due to a screening of the scattering potential from 
charged impurities on/in SiO2 substrates.22-24 Moreover, the 
remote phonon scattering due to the polar high-k oxide with a low 
phonon energy may become the dominant scattering source rather 
than the Coulomb scattering by charged impurities.25 In the remote 
phonon scattering, the mobility should be considerably suppressed 
and is strongly dependent on the temperature. To obtain more 
information on the scattering mechanism, the four-probe 
dual-gated FET, as shown in Fig. 4(a), was investigated. The  - n 
relation in Y2O3 top-gated devices is linear at the high n region as 
shown in Fig. 4(b). It should be noted that this  - n curve was 
obtained by changing VBG because the top gate cannot 
electrostatically control the channel region between the top gate 
and the voltage probe. Figure 4(c) shows the resistivity at the DP 
and the electron mobility at n = 3×1012 cm-2 in the linear  - n 
region, as functions of the measurement temperature. Although the 
very weak temperature dependence of the resistivity at the DP is 
observed in the high temperature region (T > 200 K) possibly due 
to the remote phonon scattering from Y2O3 topgate or SiO2 
substrate,26 it did not show the temperature dependence at low 
temperature. The very weak temperature dependence of the 
mobility also agrees with that reported previously for the graphene 
FET with the HfO2 top gate,27 since the main origin seems to be 
the Coulomb scattering due to the charged impurity on/in Y2O3 
and SiO2. These results indicate that the remote phonon scattering 
is not dominant but that the Coulomb scattering by charged 
impurities is still the main limiting factor. This is consistent with 
that for the minimum CQ (Fig. 3(b) inset). Moreover, the carrier 
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FIG 4 (color online) (a) An optical micrograph of the four-probe 
dual-gated graphene FET device. (b) The  - n relations for a 
graphene FET device with an Y2O3 top-gate insulator (red line) 
and without a top-gate insulator (blue line). The inset shows the 
schematic illustration of  as a function of n. The hatched region is 
the electron-hole puddle region determined by the C-V 
measurement. (c) The temperature dependence of resistivity at the 
DP and  at n=3×1012 cm-2 for the device in (a).  
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mobility in the dual-gated graphene FETs is generally lower than 
those of typical back-gated graphene FETs without the top gate,10 
as is seen from the comparison of slopes in the  - n relations in 
Fig. 4(b). This suggests that the improvement of the top gate stack 
formation on graphene may improve the mobility of dual-gated 
graphene FETs.  
 
In summary, we performed C-V and I-V measurements on 
the same dual-gated graphene FET. Both the minimum CQ and the 
resistivity at the DP have shown nearly zero temperature 
dependence, indicating that carriers are induced by charged 
impurities. Moreover, it has been found experimentally that n*C-V 
is often smaller than n*I-V. This fact has been discussed from the 
viewpoint that the carrier mobility in the edge of the puddle region 
is lower than that in linear conductivity region. Thus, it is 
concluded that the CQ measurement should be employed for 
estimating n* quantitatively. In addition, a relatively weak 
temperature dependence of the mobility and the linear  - n 
relation suggest that the dominant scattering source in the high-k 
top-gated FETs used in this study is the Coulomb scattering by 
charged impurities. 
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